Regviz

Espressif Systems /ESP32-P4 /TWAI0 /INTERRUPT_ENABLE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTERRUPT_ENABLE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/TWAI0/INTERRUPT_ENABLE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EXT_RECEIVE_INT_ENA)EXT_RECEIVE_INT_ENA 0 (EXT_TRANSMIT_INT_ENA)EXT_TRANSMIT_INT_ENA 0 (EXT_ERR_WARNING_INT_ENA)EXT_ERR_WARNING_INT_ENA 0 (EXT_DATA_OVERRUN_INT_ENA)EXT_DATA_OVERRUN_INT_ENA 0 (TS_COUNTER_OVFL_INT_ENA)TS_COUNTER_OVFL_INT_ENA 0 (ERR_PASSIVE_INT_ENA)ERR_PASSIVE_INT_ENA 0 (ARBITRATION_LOST_INT_ENA)ARBITRATION_LOST_INT_ENA 0 (BUS_ERR_INT_ENA)BUS_ERR_INT_ENA 0 (IDLE_INT_ENA)IDLE_INT_ENA

Description

Interrupt enable register.

Fields

EXT_RECEIVE_INT_ENA

1: enabled, when the receive buffer status is ‘full’ the TWAI controller requests the respective interrupt. 0: disable
EXT_TRANSMIT_INT_ENA

1: enabled, when a message has been successfully transmitted or the transmit buffer is accessible again (e.g. after an abort transmission command), the TWAI controller requests the respective interrupt. 0: disable
EXT_ERR_WARNING_INT_ENA

1: enabled, if the error or bus status change (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable
EXT_DATA_OVERRUN_INT_ENA

1: enabled, if the data overrun status bit is set (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable
TS_COUNTER_OVFL_INT_ENA

enable the timestamp counter overflow interrupt request.
ERR_PASSIVE_INT_ENA

1: enabled, if the error status of the TWAI controller changes from error active to error passive or vice versa, the respective interrupt is requested. 0: disable
ARBITRATION_LOST_INT_ENA

1: enabled, if the TWAI controller has lost arbitration, the respective interrupt is requested. 0: disable
BUS_ERR_INT_ENA

1: enabled, if an bus error has been detected, the TWAI controller requests the respective interrupt. 0: disable
IDLE_INT_ENA

1: enabled, if state of TWAI become IDLE, the TWAI controller requests the respective interrupt. 0: disable

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data